S/N

10/743,247

Inventor: Tan et al.

Reply to the Office action dated August 04, 2005

Page 3

Attorney Docket: CS03-046 file: cs2003-046-roa1-2005-08-04.doc

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listing, of claims in the application:

Listing of claims:

In the Claims

This listing of claims will replace all prior versions and listing of claims in the application

1. (CURRENTLY AMENDED) A method for forming an amorphous shallow implant 1 region that getters defects from a pocket implantation; comprising: 2 a) providing a gate structure, on a substrate comprised with a first conductivity type 3 dopant; said substrate comprised of an upper crystalline section; 4 b) performing a pocket amorphizing implantation procedure to implant ions of a 5 second first conductivity type to form a pocket implant region adjacent 6 to said gate structure, and an amorphous pocket region; 7 (1) said amorphous pocket region is formed at a first depth below the 8 substrate surface; 9 c) performing a shallow amorphizing implant to form an amorphous shallow 10 implant region; 11 (1) said amorphous shallow implant region being formed at a second 12 depth above said amorphous pocket region; 13 d) performing an anneal procedure to recrystalize the amorphous shallow implant 14 region and said amorphous pocket region, whereby said amorphous 15 shallow implant region reduces defects formed by the pocket 16 amorphizing implant. 17 2. (ORIGINAL) The method of claim 1 wherein the anneal procedure is comprised of a 18 first soak step and a second spike step. 19

10/743,247 Page 4 S/N Attorney Docket: CS03-046 Inventor: Tan et al. Reply to the Office action dated August 04, 2005 file: cs2003-046-roa1-2005-08-04.doc 3.(ORIGINAL) The method of claim 1 wherein said amorphous pocket region is formed at a depth between 40 and 100 nm; said amorphous pocket region has a thickness 2 between 10 and 20 nm; . 3 and the substrate above the amorphous pocket region remains crystalline. 4 4.(ORIGINAL) The method of claim 1 wherein the pocket amorphizing implantation 5 comprises implanting Sb or In species at an energy between 115 and 150 keV using a 6 quad implant at a 45 degree angle to form a pocket implant to a depth between 40 and 7 8 100 nm. 5.(CURRENTLY AMENDED) The method of claim 1 wherein the shallow amorphizing 9 implant comprises: implanting As, Si, or Ge or N species at a dose between 5E13cm⁻² 10 and 7E14 cm⁻² and at an energy between 5 and 10 keV, and preferably at a 7 degree 11 and a quad twist; said first conductivity type is N-type and said second conductivity 12 13 type is p-type. 6.(ORIGINAL) The method of claim 1 wherein said amorphous shallow implant region 14 is formed at a minimum depth of about 8 nm and a maximum depth of 20 nm below 15 the substrate surface; said amorphous shallow implant region has a thickness between 5 16 17 and 10 nm. 7.(ORIGINAL) The method of claim 1 wherein the anneal procedure comprises: (1) a 18 soak step at a temperature between 600 and 800 °C for a time between 10 and 30 19 seconds and (2) a spike step where the temperature ramps up to a peak temperature 20 between 1000 and 1100 °C and a ramp down from said peak temperature to a 21 temperature below 800 °C; said ramp up and ramp down have a rate between 200 and 22 300 degree °C per minute. 23 24

8. (CURRENTLY AMENDED) A method for forming an amorphous shallow implant

region that getters defects from a pocket implantation; comprising:

25

26

10/743,247

S/N

Attorney Docket: CS03-046 Inventor: Tan et al. file: cs2003-046-roa1-2005-08-04.doc Reply to the Office action dated August 04, 2005 a) providing a gate structure, on a substrate comprised with a first conductivity type 1 dopant; said substrate comprised of an upper crystalline section; 2 b) performing a pocket amorphizing implantation procedure to implant ions of a 3 second first conductivity type to form a pocket implant region adjacent 4 to said gate structure, and an amorphous pocket region; 5 (1) said amorphous pocket region is formed at a first depth below the 6 substrate surface; 7 c) performing a shallow amorphizing implant to form an amorphous shallow 8 implant region; the shallow amorphizing implant comprises: 9 implanting ions of Si, As, or Ge species; 10 (1) said amorphous shallow implant region being formed at a second 11 depth above said amorphous pocket region; 12 d) performing a SDE implant to form SDE regions of a second conductivity type 13 using said gate structure as a mask; 14 e) performing a source/drain implant procedure to form deep source/drain regions; 15 f) performing an anneal procedure to recrystalize the amorphous shallow implant 16 region and said amorphous pocket region, whereby said amorphous 17 shallow implant region reduces defects formed by the pocket 18 amorphizing implant. 19 9.(ORIGINAL) The method of claim 8 wherein the anneal procedure is comprised of a 20 first soak step and a second spike step. 21 10. (ORIGINAL) The method of claim 8 wherein said amorphous pocket region is 22 formed at a depth between 40 and 100 nm; said amorphous pocket region has a 23 thickness between 10 and 20 nm; 24 and the substrate above the amorphous pocket region remains crystalline. 25 26

Page 5

10/743.247

S/N

Attorney Docket: CS03-046 Inventor: Tan et al. file: cs2003-046-roa1-2005-08-04.doc Reply to the Office action dated August 04, 2005 11. (ORIGINAL) The method of claim 8 wherein the pocket amorphizing implantation 1 comprises implanting Sb or In species at an energy between 115 and 150 keV using a 2 quad implant at a 45 degree angle to form a pocket implant to a depth between 40 and 3 4 . 100 nm. 12.(CURRENTLY AMENDED) The method of claim 8 wherein the shallow 5 amorphizing implant comprises: implanting As, Si, or Ge or N species at a dose 6 between 5E13cm⁻² and 7E14 cm⁻² and at an energy between 5 and 10 keV, and 7 8 preferably at a 7 degree and a quad twist. 13. (ORIGINAL) The method of claim 8 wherein said amorphous shallow implant 9 region is formed at a minimum depth of about 8 nm and a maximum depth of 20 nm 10 below the substrate surface; said amorphous shallow implant region has a thickness 11 between 5 and 10 nm. 12 14. (ORIGINAL) The method of claim 8 wherein said amorphous shallow implant region 13 has a thickness between 5 and 10 nm. 14 15.(ORIGINAL) The method of claim 8 wherein the S/D implant procedure comprises: 15 implanting As ions at a dose of between 5E13 and 7E14 atoms/sq-cm; an energy 16 between 5 and 10 keV and a maximum depth between 30 and 50 nm. 17 16. (ORIGINAL) The method of claim 8 wherein the anneal procedure comprises: (1) 18 a soak step at a temperature between 600 and 800 °C for a time between 10 and 30 19 seconds and (2) a spike step where the temperature ramps up to a peak temperature 20 between 1000 and 1100 °C and a ramp down from said peak temperature to a 21 temperature below 800 °C; said ramp up and ramp down have a rate between 200 and 22 300 degree °C per minute. 23. 24 17. (Currently Amended) A method of for a pocket implant comprising: 25 a) providing a gate structure on a semiconductor substrate comprised with a first 26 conductivity type dopant; 27

Page 6

Inventor: Tan et al.

10/743,247

S/N

Reply to the Office action dated August 04, 2005 file: cs2003-046-roa1-2005-08-04.doc b) performing a pocket amorphizing implantation procedure to implant ions of a 1 first conductivity type to form a pocket implant region adjacent to said 2 gate structure, an amorphous pocket region and pocket interstitials 3 under the amorphous pocket region; c) performing a shallow amorphizing implant to form an amorphous shallow 5 implant region and shallow implant interstitials; the amorphous 6 shallow implant region being formed at a second depth above said 7 amorphous pocket region; 8 the substrate above the amorphous shallow implant 9 region remains crystalline; 10 (1) said amorphous shallow implant region is formed at a minimum 11 depth of about 8 nm and a maximum depth of 20 nm below the 12 substrate surface; said amorphous shallow implant region has a 13 thickness between 5 and 10 nm; 14 15 d) performing a SDE implant to form SDE regions of a second conductivity type, in 16 an area of said semiconductor substrate not covered by said gate 17 structure, with said SDE regions located in a top portion of said pocket 18 19 region; e) forming spacers on the sidewalls of the gate structure; 20 f) performing a S/D implant procedure to form Deep S/D regions; 21 g) performing an anneal procedure comprised of a first soak step and a second spike 22 step to recrystalilze the amorphous shallow implant region and said 23 amorphous pocket region; whereby said shallow amorphous implant 24 region reduces the defects from the pocket implantation; 25

Page 7

Attorney Docket: CS03-046

Page 8 S/N 10/743,247 Attorney Docket: CS03-046 Inventor: Tan et al. file: cs2003-046-roa1-2005-08-04.doc Reply to the Office action dated August 04, 2005 (1) the anneal procedure comprises (1) a soak step at a temperature 1 between 600 and 800 °C for a time between 10 and 30 seconds and 2 (2) a spike step where the temperature ramps up to a peak 3 temperature between 1000 and 1100 °C and a ramp down from said peak temperature to a temperature below 800 °C; said ramp up and 5 ramp down have a rate between 200 and 300 degree° C per minute. 6 7 18. (ORIGINAL) The method of claim 17 wherein the pocket amorphizing implantation 8 comprises implanting Sb or In species at an Energy between 115-150 keV using a 9 quad implant at a 45 degree angle to form a pocket implant region to a depth between 10 11 40 and 100 nm. 19. (ORIGINAL) The method of claim 17 wherein said amorphous pocket region is formed at a depth range between 40 and 100 nm; said amorphous pocket region has a thickness between 10 and 20 nm; the substrate above the amorphous pocket region remains crystalline. 20. (Currently Amended) The method of claim 17 wherein the shallow amorphizing implant comprises: implanting As, Si, or Ge species at a dose greater than 5E13cm⁻² and at an energy between 5 and 10 keV, and preferably at a 7 degree and a quad twist.

- 21. (New) The method of claim 1 wherein said amorphous shallow implant region is not a halo region.
- 22. (NEW) The method of claim I wherein said wherein the shallow amorphizing implant comprises: implanting As, Si, or Ge species; said first conductivity type is p-type and said second conductivity type is n-type.
- 23. (NEW) The method of claim 1 wherein said wherein the shallow amorphizing implant comprises: implanting Si, or Ge species.

10/743,247

Inventor: Tan et al.

Reply to the Office action dated August 04, 2005

Page 9

Attorney Docket: CS03-046

file: cs2003-046-roa1-2005-08-04.doc

24. (NEW) The method of claim 17 wherein said wherein the shallow amorphizing implant comprises: implanting Si, Ge or As species.